Quantcast
Channel: EDA Geek » Models, Simulations
Browsing latest articles
Browse All 30 View Live

Image may be NSFW.
Clik here to view.

Wind River to Sell, Support Virtutech Simics Development Platform

Wind River, a wholly owned subsidiary of Intel Corporation, announced it will add the Virtutech product line to its embedded software product portfolio after the completion of Intel Corporation’s...

View Article



Image may be NSFW.
Clik here to view.

EVE Sponsors Workshop on Architectural Research Prototyping

EVE, the leader in hardware/software co-verification and developer of ZeBu-Server, a scalable and affordable emulation system, announced that it will sponsor the 5th Annual Workshop on Architectural...

View Article

Image may be NSFW.
Clik here to view.

MagicDraw UML Modeler to Integrate with CoFluent Studio

CoFluent Design, a leading Electronic System Level (ESL) company that provides system-level modeling and simulation to accelerate innovation in embedded devices, and No Magic, Inc., the leading global...

View Article

Image may be NSFW.
Clik here to view.

SystemC Configuration, Control & Inspection Standardization Review

The Open SystemC Initiative (OSCI), an independent, non-profit organization dedicated to supporting and advancing SystemC[tm] as an industry-standard language for electronic system-level (ESL) design,...

View Article

Image may be NSFW.
Clik here to view.

dSPACE, Elektrobit Team on AUTOSAR Tools for Electronic Control Units

dSPACE and EB (Elektrobit), a leading developer of cutting-edge embedded technology solutions for automotive and wireless industries, announced further harmonization of their AUTOSAR tools. This...

View Article


Image may be NSFW.
Clik here to view.

OSCI Releases SystemC Analog Mixed Signal Extensions Language Standard

The Open SystemC Initiative (OSCI), an independent non-profit organization dedicated to supporting and advancing SystemC as an industry-standard language for electronic system-level (ESL) design,...

View Article

Image may be NSFW.
Clik here to view.

Open Virtual Platforms Rolls Out Virage Logic ARC Processors Models

The Open Virtual Platforms (OVP) initiative has announced the release of models of Virage Logic’s ARC processor cores. Models of the Virage Logic ARC® 600 and ARC® 700 families of processor cores have...

View Article

Image may be NSFW.
Clik here to view.

Carbon Design Systems Unveils Databahn DDR SDRAM Controller IP Models

Denali Software, Inc., a leading provider of intellectual property (IP) and electronic design automation (EDA) software, and Carbon Design Systems announced a collaboration to provide designers with...

View Article


Image may be NSFW.
Clik here to view.

Rohde & Schwarz Adopts Cadence Virtuoso Accelerated Parallel Simulator

Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, announced that Rohde & Schwarz, a market leader in complex RF test and measurement products, improved...

View Article


Image may be NSFW.
Clik here to view.

OMG, Wireless Innovation Forum Offer Membership Discounts

Leaders of computer industry standards organization OMG[tm] and reconfigurable radio technologies industry association The Wireless Innovation Forum met recently at a joint meeting of the Wireless...

View Article

Image may be NSFW.
Clik here to view.

Imperas Creates Models for MIPS32 M14K, M14Kc Processor Cores

Imperas released models of the new MIPS32® M14K[tm] and M14Kc[tm] processor cores from MIPS Technologies, Inc., including example virtual platforms utilizing these cores and support for the cores in...

View Article

Image may be NSFW.
Clik here to view.

Konica Minolta Designs LSI with EVE ZeBu Emulation Platform

EVE, the leader in hardware/software co-verification, announced Konica Minolta Technology Center, Inc., of Tokyo, Japan, has selected its ZeBu (for Zero Bugs) hardware-assisted verification platform...

View Article

Image may be NSFW.
Clik here to view.

STMicroelectronics Offers Free Version of Cadence OrCAD PSpice

Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, announced that STMicroelectronics, a global leader in integrated circuits for communications, consumer,...

View Article


Image may be NSFW.
Clik here to view.

Cadence Donates Wreal Model to Accellera Standards Group

Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, announced that it has contributed to the Accellera standards organization new technology that can help...

View Article

Image may be NSFW.
Clik here to view.

VectorCAST/C++ Features Extended Support for Renesas HEW Environment

Vector Software, the leading provider of software test tools for embedded systems, announced extended support for the Renesas High-Performance Embedded Workshop (HEW) development environment. This...

View Article


Image may be NSFW.
Clik here to view.

Synopsys, IEEE-ISTO Form Interconnect Modeling Technical Advisory Board

Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, announced the open source availability of its widely used Interconnect...

View Article

Image may be NSFW.
Clik here to view.

Cadence, Fujitsu Team on Chip Package Board Co-Design Solution

Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, announced that, with the assistance of Fujitsu Semiconductor Limited and Fujitsu VLSI Limited (hereafter...

View Article


Image may be NSFW.
Clik here to view.

SPEculative and Exploratory Design in Systems Engineering Project

The four-year SPEEDS (SPEculative and Exploratory Design in Systems Engineering) project, funded under the European Union’s 6th Framework Programme, has come to a highly successful conclusion. The...

View Article

Image may be NSFW.
Clik here to view.

OCP-IP, CircuitSutra, Imperas Announce Virtual Platform Demo

Open Core Protocol International Partnership (OCP-IP), the organization delivering a common standard for intellectual property core interfaces that facilitate “plug and play” SoC design, and...

View Article

Image may be NSFW.
Clik here to view.

Synopsys HSPICE Precision Parallel Technology Speeds Up Simulation

Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, unveiled new HSPICE® Precision Parallel (HPP) multi-threading technology that...

View Article

Image may be NSFW.
Clik here to view.

PrismTech Gains Model-Based Engineering, Acquires Zeligsoft Tools Unit

PrismTech[tm], a global leader in standards-based, performance-critical middleware, announced that it has acquired the tools business of Zeligsoft, a leading vendor of model-based development tools for...

View Article


Image may be NSFW.
Clik here to view.

Mentor Graphics Catapult C Supports Transaction Level Models Synthesis

According to Mentor Graphics, 87% of respondents in a recent survey indicated it was either mandatory or highly desirable to have high-level synthesis tools integrated with ESL flows. With that in...

View Article


Image may be NSFW.
Clik here to view.

Synopsys Expands Verification IP Tools by Acquiring nSys Design Systems

Synopsys has acquired nSys Design Systems Private Limited. The deal is structured as an acquisition of substantially all the assets and employees of nSys. Other details of the acquisition have not been...

View Article

Image may be NSFW.
Clik here to view.

D2S TrueMask DS Mask Wafer Double Simulation Accelerated Workstation

D2S launched the TrueMask DS mask-wafer double simulation accelerated workstation. It can help mask shops and wafer fabs with qualifying and optimizing 20nm node and below designs. TrueMask is ideal...

View Article

Image may be NSFW.
Clik here to view.

AWR Publishes White Paper on Visual System Simulator Co-simulating with NI...

AWR has published a white paper. The new article is titled, AWR’s Visual System Simulator Co-simulates with NI’s LabVIEW for Enhanced Signal Processing Capabilities. The technical paper highlights how...

View Article


Image may be NSFW.
Clik here to view.

Fujitsu Laboratories Speeds ARM Simulation by Factor of 100

Fujitsu Laboratories Limited has developed the world’s fastest simulation technology for systems using the ARM computing core, which is widely used in mobile phones and other electronic devices....

View Article

Image may be NSFW.
Clik here to view.

Synopsys and Applied Materials Develop Technology Computer-Aided Design Models

Synopsys team with Applied Materials to create technology computer-aided design (TCAD) models for next-generation semiconductor devices. The models derived from this TCAD collaboration will enable...

View Article

Image may be NSFW.
Clik here to view.

UMC Certifies Synopsys StarRC Parasitic Extraction Solution for 28nm Process

UMC has certified Synopsys’ StarRC parasitic extraction solution for their latest 28-nanometer (nm) process technologies. UMC’s validation of StarRC extends the benefits of Synopsys’ state-of-the-art...

View Article

Image may be NSFW.
Clik here to view.

Autodesk Ports ForceEffect Simulation App to Android Devices

Autodesk announced an Android version of their ForceEffect conceptual simulation app. ForceEffect replaces the slide ruler, protractor and manual calculations that engineers have relied upon for...

View Article



Image may be NSFW.
Clik here to view.

Analog FastSPICE AMS Combines Circuit and Verilog HDL Simulator

Berkeley Design Automation released their Analog FastSPICE AMS. AFS AMS combines the foundry certified Analog FastSPICE circuit simulator with any leading Verilog hardware description language (HDL)...

View Article
Browsing latest articles
Browse All 30 View Live




Latest Images